View LTC2377-16-15_8186798.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ltc2377-16 1 237716f typical a pplica t ion fea t ures descrip t ion 16-bit, 500ksps, low power sar adc with 97db snr the ltc ? 2377-16 is a low noise, low power, high speed 16-bit successive approximation register (sar) adc. operating from a 2.5v supply, the ltc2377-16 has a v ref fully differential input range with v ref ranging from 2.5v to 5.1v. the ltc2377-16 consumes only 6.8mw and achieves 0.5lsb inl maximum, no missing codes at 16 bits with 97db snr. the ltc2377-16 has a high speed spi-compatible se - rial interface that supports 1.8v, 2.5v, 3.3v and 5v logic while also featuring a daisy-chain mode. the fast 500ksps throughput with no cycle latency makes the ltc2377-16 ideally suited for a wide variety of high speed applications. an internal oscillator sets the conversion time, easing exter - nal timing considerations. the ltc2377-16 automatically powers down between conversions, leading to reduced power dissipation that scales with the sampling rate. the ltc2377-16 features a unique digital gain compres - sion (dgc) function, which eliminates the driver amplifiers negative supply while preserving the full resolution of the adc. when enabled, the adc performs a digital scaling function that maps zero-scale code from 0v to 0.1 ? v ref and full-scale code from v ref to 0.9 ? v ref . for a typical reference voltage of 5v, the full-scale input range is now 0.5v to 4.5v, which provides adequate headroom for powering the driving amplifier from a single 5.5v supply. 32k point fft f s = 500ksps, f in = 2khz a pplica t ions n 500ksps throughput rate n 0.5lsb inl (max) n guaranteed 16-bit no missing codes n low power: 6.8mw at 500ksps, 6.8w at 500sps n 97db snr (typ) at f in = 2khz n C 123db thd (typ) at f in = 2khz n digital gain compression (dgc) n guaranteed operation to 125c n 2.5v supply n fully differential input range v ref n v ref input range from 2.5v to 5.1v n no pipeline delay, no cycle latency n 1.8v to 5v i/o voltages n spi-compatible serial i/o with daisy-chain mode n internal conversion clock n 16-lead msop and 4mm 3mm dfn packages n medical imaging n high speed data acquisition n portable or compact instrumentation n industrial process control n low power battery-operated instrumentation n ate frequency (khz) 0 50 100 150 250 200 ?180 amplitude (dbfs) ?60 ?40 ?20 ?80 ?100 ?120 ?140 ?160 0 237716 ta02 snr = 97.2db thd = ?123db sinad = 97.2db sfdr = 126db 20 v ref 0v v ref 0v 20 3300pf 6800pf 6800pf ? + v ref sample clock 237716 ta01 10f 0.1f 2.5v ref 1.8v to 5v 2.5v to 5.1v 47f (x5r, 0805 size) ref gnd chain rdl/sdi sdo sck busy cnv ref/dgc ltc2377-16 v dd ov dd in + in ? l , lt, ltc, ltm, linear technology and the linear logo are registered trademarks and softspan is a trademark of linear technology corporation. all other trademarks are the property of their respective owners.
ltc2377-16 2 237716f p in c on f igura t ion a bsolu t e maxi m u m r a t ings supply voltage (v dd ) ............................................... 2.8 v supply voltage (ov dd ) ................................................ 6v re ference input (ref) ................................................. 6v a nalog input voltage (note 3) in + , in C ......................... (g nd C0.3v) to (ref + 0.3v) ref/ dgc input (note 3) .... ( gnd C0.3v) to (ref + 0.3v) digital input voltage (note 3) ........................... ( gnd C0.3v) to (ov dd + 0.3v) (notes 1, 2) 16 15 14 13 12 11 10 9 17 gnd 1 2 3 4 5 6 7 8 gnd ov dd sdo sck rdl/sdi busy gnd cnv chain v dd gnd in + in ? gnd ref ref/dgc top view de package 16-lead (4mm 3mm) plastic dfn t jmax = 150c, ja = 40c/w exposed pad (pin 17) is gnd, must be soldered to pcb 1 2 3 4 5 6 7 8 chain v dd gnd in + in ? gnd ref ref/dgc 16 15 14 13 12 11 10 9 gnd ov dd sdo sck rdl/sdi busy gnd cnv top view ms package 16-lead plastic msop t jmax = 150c, ja = 110c/w o r d er i n f or m a t ion lead free finish tape and reel part marking* package description temperature range ltc2377cms-16#pbf ltc2377cms-16#trpbf 237716 16-lead plastic msop 0c to 70c ltc2377ims-16#pbf ltc2377ims-16#trpbf 237716 16-lead plastic msop C40c to 85c ltc2377hms-16#pbf ltc2377hms-16#trpbf 237716 16-lead plastic msop C40c to 125c ltc2377cde-16#pbf ltc2377cde-16#trpbf 23776 16-lead (4mm 3mm) plastic dfn 0c to 70c ltc2377ide-16#pbf ltc2377ide-16#trpbf 23776 16-lead (4mm 3mm) plastic dfn C40c to 85c consult ltc marketing for parts specified with wider operating temperature ranges. *the temperature grade is identified by a label on the shipping container. consult ltc marketing for information on non-standard lead based finish parts. for more information on lead free part marking, go to: http://www.linear.com/leadfree/ for more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/ digital output voltage (note 3) ........................... ( gnd C0.3v) to (ov dd + 0.3v) power dissipation .............................................. 5 00mw operating temperature range lt c2377c ................................................ 0 c to 70c lt c2377i ............................................. C 40c to 85c lt c2377h .......................................... C4 0c to 125c storage temperature range .................. C 65c to 150c
ltc2377-16 3 237716f dyna m ic a ccuracy symbol parameter conditions min typ max units sinad signal-to-(noise + distortion) ratio f in = 2khz, v ref = 5v l 94.6 97 db f in = 2khz, v ref = 5v, (h-grade) l 94.5 97 db snr signal-to-noise ratio f in = 2khz, v ref = 5v f in = 2khz, v ref = 5v, ref/ dgc = gnd f in = 2khz, v ref = 2.5v l l l 95.3 94.5 92.1 97 96.4 95 db db db f in = 2khz, v ref = 5v, (h-grade) f in = 2khz, v ref = 5v, ref/ dgc = gnd, (h-grade) f in = 2khz, v ref = 2.5v, (h-grade) l l l 95.2 94.3 91.8 97 96.4 95 db db db thd total harmonic distortion f in = 2khz, v ref = 5v f in = 2khz, v ref = 5v, ref/ dgc = gnd f in = 2khz, v ref = 2.5v l l l C123 C125 C122 C103 C101 C103 db db db sfdr spurious free dynamic range f in = 2khz, v ref = 5v l 104 124 db C3db input bandwidth 34 mhz aperture delay 500 ps aperture jitter 4 ps transient response full-scale step 1.46 s the l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at t a = 25c and a in = C1dbfs. (notes 4, 8) e lec t rical c harac t eris t ics symbol parameter conditions min typ max units v in + absolute input range (in + ) (note 5) l C0.05 v ref + 0.05 v v in C absolute input range (in C ) (note 5) l C0.05 v ref + 0.05 v v in + C v in C input differential voltage range v in = v in + C v in C l Cv ref +v ref v v cm common-mode input range l v ref /2C 0.1 v ref /2 v ref /2+ 0.1 v i in analog input leakage current l 1 a c in analog input capacitance sample mode hold mode 45 5 pf pf cmrr input common mode rejection ratio f in = 250khz 86 db the l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at t a = 25c. (note 4) c onver t er c harac t eris t ics symbol parameter conditions min typ max units resolution l 16 bits no missing codes l 16 bits transition noise 0.15 lsb rms inl integral linearity error (note 6) l C0.5 0.2 0.5 lsb dnl differential linearity error l C0.5 0.1 0.5 lsb bze bipolar zero-scale error (note 7) l C4 0 4 lsb bipolar zero-scale error drift 1 mlsb/c fse bipolar full-scale error (note 7) l C13 2 13 lsb bipolar full-scale error drift 0.05 ppm/c the l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at t a = 25c. (note 4)
ltc2377-16 4 237716f a d c ti m ing c harac t eris t ics symbol parameter conditions min typ max units f smpl maximum sampling frequency l 500 ksps t conv conversion time l 1 1.5 s t acq acquisition time t acq = t cyc C t hold (note 10) l 1.46 s t hold maximum time between acquisitions l 540 ns t cyc time between conversions l 2 s t cnvh cnv high time l 20 ns t busylh cnv to busy delay c l = 20pf l 13 ns t cnvl minimum low time for cnv (note 11) l 20 ns t quiet sck quiet time from cnv (note 10) l 20 ns the l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at t a = 25c. (note 4) p ower r equire m en t s symbol parameter conditions min typ max units v dd supply voltage l 2.375 2.5 2.625 v ov dd supply voltage l 1.71 5.25 v i vdd i ovdd i pd i pd supply current supply current power down mode power down mode 500ksps sample rate 500ksps sample rate (c l = 20pf) conversion done (i vdd + i ovdd + i ref ) conversion done (i vdd + i ovdd + i ref , h-grade) l l l 2.7 0.1 0.9 0.9 3.2 90 140 ma ma a a p d power dissipation power down mode power down mode 500ksps sample rate conversion done (i vdd + i ovdd + i ref ) conversion done (i vdd + i ovdd + i ref , h-grade) 6.75 2.25 2.25 8 225 315 mw w w the l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at t a = 25c. (note 4) r e f erence i npu t symbol parameter conditions min typ max units v ref reference voltage (note 5) l 2.5 5.1 v i ref reference input current (note 9) l 0.32 0.4 ma v ihdgc high level input voltage ref/ dgc pin l 0.8v ref v v ildgc low level input voltage ref/ dgc pin l 0.2v ref v the l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at t a = 25c. (note 4) digi t al i npu t s an d digi t al o u t pu t s symbol parameter conditions min typ max units v ih high level input voltage l 0.8 ? ov dd v v il low level input voltage l 0.2 ? ov dd v i in digital input current v in = 0v to ov dd l C10 10 a c in digital input capacitance 5 pf v oh high level output voltage i o = C500a l ov dd C 0.2 v v ol low level output voltage i o = 500a l 0.2 v i oz hi-z output leakage current v out = 0v to ov dd l C10 10 a i source output source current v out = 0v C10 ma i sink output sink current v out = ov dd 10 ma the l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at t a = 25c. (note 4)
ltc2377-16 5 237716f a d c t i m ing charac t eris t ics the l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at t a = 25c. (note 4) symbol parameter conditions min typ max units t sck sck period (notes 11, 12) l 10 ns t sckh sck high time l 4 ns t sckl sck low time l 4 ns t ssdisck sdi setup time from sck (note 11) l 4 ns t hsdisck sdi hold time from sck (note 11) l 1 ns t sckch sck period in chain mode t sckch = t ssdisck + t dsdo (note 11) l 13.5 ns t dsdo sdo data valid delay from sck c l = 20pf (note 11) l 9.5 ns t hsdo sdo data remains valid delay from sck c l = 20pf (note 10) l 1 ns t dsdobusyl sdo data valid delay from busy c l = 20pf (note 10) l 5 ns t en bus enable time after rdl (note 11) l 16 ns t dis bus relinquish time after rdl (note 11) l 13 ns note 1: stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. exposure to any absolute maximum rating condition for extended periods may effect device reliability and lifetime. note 2: all voltage values are with respect to ground. note 3: when these pin voltages are taken below ground or above ref or ov dd , they will be clamped by internal diodes. this product can handle input currents up to 100ma below ground or above ref or ov dd without latch-up. note 4: v dd = 2.5v, ov dd = 2.5v, ref = 5v, v cm = 2.5v, f smpl = 500khz, ref/dgc = v ref . note 5: recommended operating conditions. note 6: integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. the deviation is measured from the center of the quantization band. note 7: bipolar zero-scale error is the offset voltage measured from C0.5lsb when the output code flickers between 0000 0000 0000 0000 and 1111 1111 1111 1111. full-scale bipolar error is the worst-case of Cfs or +fs untrimmed deviation from ideal first and last code transitions and includes the effect of offset error. note 8: all specifications in db are referred to a full-scale 5v input with a 5v reference voltage. note 9: f smpl = 500khz, i ref varies proportionately with sample rate. note 10: guaranteed by design, not subject to test. note 11: parameter tested and guaranteed at ov dd = 1.71v, ov dd = 2.5v and ov dd = 5.25v. note 12: t sck of 10ns maximum allows a shift clock frequency up to 100mhz for rising capture. 0.8*ov dd 0.2*ov dd 50% 50% 237716 f01 0.2*ov dd 0.8*ov dd 0.2*ov dd 0.8*ov dd t delay t width t delay figure 1. voltage levels for timing specifications
ltc2377-16 6 237716f typical p er f or m ance c harac t eris t ics 32k point fft f s = 500ksps, f in = 2khz snr, sinad vs input frequency thd, harmonics vs input frequency snr, sinad vs input level, f in = 2khz snr, sinad vs reference voltage, f in = 2khz thd, harmonics vs reference voltage, f in = 2khz integral nonlinearity vs output code differential nonlinearity vs output code dc histogram output code 0 16384 32768 49152 65536 ?1.0 inl error (lsb) ?0.2 0.2 0.4 0.6 0.0 0.8 ?0.4 ?0.6 ?0.8 1.0 237716 g01 frequency (khz) 0 50 100 150 250 200 ?180 amplitude (dbfs) ?60 ?40 ?20 ?80 ?100 ?120 ?140 ?160 0 237716 g04 snr = 97.2db thd = ?123db sinad = 97.2db sfdr = 126db output code ?0.5 dnl error (lsb) 0.4 0.3 0.2 0.1 0.0 ?0.4 ?0.3 ?0.2 ?0.1 0.5 237716 g02 0 16384 32768 49152 65536 t a = 25c, v dd = 2.5v, ov dd = 2.5v, v cm = 2.5v, ref = 5v, f smpl = 500ksps, unless otherwise noted. input level (db) snr, sinad (dbfs) 98.0 237716 g07 96.0 96.5 97.0 97.5 ?40 ?30 ?20 ?10 0 snr sinad reference voltage (v) snr, sinad (dbfs) 98.0 97.0 97.5 237716 g08 94.0 94.5 95.0 95.5 96.0 96.5 2.5 3.0 3.5 4.0 4.5 5.0 sinad snr harmonics, thd (dbfs) ?100 ?110 237716 g09 ?150 ?140 ?145 ?135 ?130 ?125 ?120 ?115 ?105 thd 3rd reference voltage (v) 2.5 3.0 3.5 4.0 4.5 5.0 2nd frequency (khz) snr, sinad (dbfs) 98.0 97.5 237716 g05 93.0 93.5 95.0 94.5 94.0 96.5 97.0 96.0 95.5 0 25 50 75 100 175150125 200 sinad snr frequency (khz) harmonics, thd (dbfs) ?80 237716 g06 ?140 ?130 ?120 ?110 ?100 ?90 0 25 50 75 100 175150125 200 3rd 2nd thd code 32680 32679 32678 32677 32676 0 counts 40000 20000 100000 60000 120000 80000 140000 = 0.15 237716 g03
ltc2377-16 7 237716f snr, sinad vs temperature, f in = 2khz thd, harmonics vs temperature, f in = 2khz typical p er f or m ance c harac t eris t ics supply current vs temperature shutdown current vs temperature cmrr vs input frequency reference current vs reference voltage inl/dnl vs temperature full-scale error vs temperature offset error vs temperature t a = 25c, v dd = 2.5v, ov dd = 2.5v, v cm = 2.5v, ref = 5v, f smpl = 500ksps, unless otherwise noted. frequency (khz) 0 50 100 150 250 70 cmrr (db) 85 80 75 100 95 90 237716 g17 0 reference current (ma) 0.2 0.15 0.05 0.1 0.4 0.35 0.3 0.25 237716 g18 reference voltage (v) 2.5 3.0 3.5 4.0 4.5 5.0 temperature (c) snr, sinad (dbfs) 98.0 237716 g10 96.0 96.5 97.0 97.5 ?55 ?35 ?15 5 25 45 65 85 105 125 sinad snr temperature (c) harmonics, thd (dbfs) ?110 237716 g11 ?140 ?135 ?130 ?125 ?120 ?115 ?55 ?35 ?15 5 25 45 65 85 105 125 thd 2nd 3rd temperature (c) inl/dnl error (lsb) 0.5 237716 g12 ?0.5 ?0.3 ?0.1 0.1 0.3 ?50 25 45 65 ?25 ?15 5 85 105 125 max inl max dnl min dnl min inl temperature (c) full-scale error (lsb) 2.0 237716 g13 ?2.0 0.0 1.0 0.5 1.5 ?1.0 ?0.5 ?1.5 ?55 25 ?15?35 5 856545 105 125 ?fs +fs temperature (c) power supply current (ma) 3.0 237716 g15 0.0 0.5 1.0 1.5 2.0 2.5 ?55 ?35 ?15 5 25 45 65 85 105 125 i vdd i ref i ovdd temperature (c) offset error (lsb) 1.0 0.5 237716 g14 ?1.0 0.0 ?0.5 ?55 ?35 ?15 5 25 45 8565 105 125 temperature (c) power-down current (a) 45 40 35 30 237716 g16 0 5 10 15 20 25 ?55 ?35 ?15 5 25 45 65 85 105 125 i vdd + i ovdd + i ref
ltc2377-16 8 237716f chain (pin 1): chain mode selector pin. when low, the ltc2377-16 operates in normal mode and the rdl/sdi input pin functions to enable or disable sdo. when high, the ltc2377-16 operates in chain mode and the rdl/sdi pin functions as sdi, the daisy-chain serial data input. logic levels are determined by 0v dd . v dd (pin 2): 2.5v power supply. the range of v dd is 2.375v to 2.625v. bypass v dd to gnd with a 10f ceramic capacitor. gnd (pins 3, 6, 10 and 16): ground. in + , in C (pins 4, 5): positive and negative differential analog inputs. ref (pin 7): reference input. the range of ref is 2.5v to 5.1v. this pin is referred to the gnd pin and should be decoupled closely to the pin with a 47f ceramic capacitor (x5r, 0805 size). ref/ dgc (pin 8): when tied to ref, digital gain compression is disabled and the ltc2377-16 defines full-scale according to the v ref analog input range. when tied to gnd, digital gain compression is enabled and the ltc2377-16 defines full-scale with inputs that swing between 10% and 90% of the v ref analog input range. cnv (pin 9): convert input. a rising edge on this input powers up the part and initiates a new conversion. logic levels are determined by 0v dd . busy (pin 11): busy indicator. goes high at the start of a new conversion and returns low when the conversion has finished. logic levels are determined by 0v dd . rdl/sdi (pin 12): when chain is low, the part is in nor - mal mode and the pin is treated as a bus enabling input. when chain is high, the part is in chain mode and the pin is treated as a serial data input pin where data from another adc in the daisy-chain is input. logic levels are determined by 0v dd . sck (pin 13): serial data clock input. when sdo is enabled, the conversion result or daisy-chain data from another adc is shifted out on the rising edges of this clock msb first. logic levels are determined by 0v dd . sdo (pin 14): serial data output. the conversion result or daisy-chain data is output on this pin on each rising edge of sck msb first. the output data is in 2s complement format. logic levels are determined by 0v dd . ov dd (pin 15): i/o interface digital power. the range of ov dd is 1.71v to 5.25v. this supply is nominally set to the same supply as the host interface (1.8v, 2.5v, 3.3v, or 5v). bypass ov dd to gnd with a 0.1f capacitor. gnd (exposed pad pin 17 C dfn package only): ground. exposed pad must be soldered directly to the ground plane. func t ional b lock diagra m p in func t ions ref = 5v ltc2377-16 in + v dd = 2.5v ov dd = 1.8v to 5v in ? chain cnv gnd busy ref/dgc sdo sck rdl/sdi control logic 16-bit sampling adc spi port + ? 237716 bd01
ltc2377-16 9 237716f ti m ing diagra m power-down convert acquire hold d13 d15 d14 d2 d1 d0 sdo sck cnv chain, rdl/sdi = 0 busy 237716 td01 conversion timing using the serial interface
ltc2377-16 10 237716f overview the ltc2377-16 is a low noise, low power, high speed 16-bit successive approximation register (sar) adc. operating from a single 2.5v supply, the ltc2377-16 supports a large and flexible v ref fully differential input range with v ref ranging from 2.5v to 5.1v, making it ideal for high performance applications which require a wide dynamic range. the ltc2377-16 achieves 0.5lsb inl max, no missing codes at 16 bits and 97db snr. fast 500ksps throughput with no cycle latency makes the ltc2377-16 ideally suited for a wide variety of high speed applications. an internal oscillator sets the con - version time, easing external timing considerations. the ltc2377-16 dissipates only 6.8mw at 500ksps, while an auto power-down feature is provided to further reduce power dissipation during inactive periods. the ltc2377-16 features a unique digital gain compres - sion (dgc) function, which eliminates the driver amplifiers negative supply while preserving the full resolution of the adc. when enabled, the adc performs a digital scaling function that maps zero-scale code from 0v to 0.1 ? v ref and full-scale code from v ref to 0.9 ? v ref . for a typical reference voltage of 5v, the full-scale input range is now 0.5v to 4.5v, which provides adequate headroom for powering the driving amplifier from a single 5.5v supply. converter operation the ltc2377-16 operates in two phases. during the ac - quisition phase, the charge redistribution capacitor d/a converter (cdac) is connected to the in + and in C pins to sample the differential analog input voltage. a rising edge on the cnv pin initiates a conversion. during the conversion phase, the 16-bit cdac is sequenced through a successive approximation algorithm, effectively comparing the sampled input with binary-weighted fractions of the reference voltage (e.g. v ref /2, v ref /4 v ref /65536) using the differential comparator. at the end of conversion, the cdac output approximates the sampled analog input. the adc control logic then prepares the 16-bit digital output code for serial transfer. a pplica t ions i n f or m a t ion figure 2. ltc2377-16 transfer function input voltage (v) 0v output code (two?s complement) ?1 lsb 237716 f02 011...111 011...110 000...001 000...000 100...000 100...001 111...110 1 lsb bipolar zero 111...111 fsr/2 ? 1lsb ?fsr/2 fsr = +fs ? ?fs 1lsb = fsr/65536 transfer function the ltc2377-16 digitizes the full-scale voltage of 2 ref into 2 16 levels, resulting in an lsb size of 152v with ref = 5v. the ideal transfer function is shown in figure 2. the output data is in 2s complement format. r on 40 c in 45pf r on 40 ref ref c in 45pf in + in ? bias voltage 237716 f03 figure 3. the equivalent circuit for the differential analog input of the ltc2377-16 analog input the analog inputs of the ltc2377-16 are fully differential in order to maximize the signal swing that can be digitized. the analog inputs can be modeled by the equivalent circuit shown in figure 3. the diodes at the input provide esd protection. in the acquisition phase, each input sees ap- proximately 45pf (c in ) from the sampling cdac in series with 40? (r on ) from the on-resistance of the sampling switch. any unwanted signal that is common to both inputs will be reduced by the common mode rejection of the adc. the inputs draw a current spike while charging the c in capacitors during acquisition. during conversion, the analog inputs draw only a small leakage current.
ltc2377-16 11 237716f a pplica t ions i n f or m a t ion input drive circuits a low impedance source can directly drive the high im - pedance inputs of the ltc2377-16 without gain error. a high impedance source should be buffered to minimize settling time during acquisition and to optimize the dis - tortion performance of the adc. minimizing settling time is important even for dc inputs, because the adc inputs draw a current spike when entering acquisition. for best performance, a buffer amplifier should be used to drive the analog inputs of the ltc2377-16. the ampli - fier provides low output impedance, which produces fast settling of the analog signal during the acquisition phase. it also provides isolation between the signal source and the current spike the adc inputs draw. input filtering the noise and distortion of the buffer amplifier and signal source must be considered since they add to the adc noise and distortion. noisy input signals should be filtered prior to the buffer amplifier input with an appropriate filter to minimize noise. the simple 1-pole rc lowpass filter (lpf1) shown in figure 4 is sufficient for many applications. 20 3300pf 6600pf 20 500 lpf2 lpf1 bw = 600khz bw = 48khz single-ended- to-differential driver single-ended- input signal ltc2377-16 in + in ? 237716 f04 6800pf 6800pf high quality capacitors and resistors should be used in the rc filters since these components can add distortion. npo and silver mica type dielectric capacitors have excellent linearity. carbon surface mount resistors can generate distortion from self heating and from damage that may occur during soldering. metal film surface mount resistors are much less susceptible to both problems. single-ended-to-differential conversion for single-ended input signals, a single-ended to differential conversion circuit must be used to produce a differential signal at the inputs of the ltc2377-16. the lt6350 adc driver is recommended for performing single-ended-to- differential conversions. the lt6350 is flexible and may be configured to convert single-ended signals of various amplitudes to the 5v differential input range of the ltc2377-16. the lt6350 is also available in h-grade to complement the extended temperature operation of the ltc2377-16 up to 125c. figure 5a shows the lt6350 being used to convert a 0v to 5v single-ended input signal. in this case, the first amplifier is configured as a unity gain buffer and the single- ended input signal directly drives the high-impedance input of the amplifier. as shown in the fft of figure 5b, the lt6350 drives the ltc2377-16 to near full data sheet performance. the lt6350 can also be used to buffer and convert large true bipolar signals which swing below ground to the 5v differential input range of the ltc2377-16 in order to maximize the signal swing that can be digitized. fig- ure?6a shows the lt6350 being used to convert a 10v true bipolar signal for use by the ltc2377-16. in this case, the first amplifier in the lt6350 is configured as an inverting amplifier stage, which acts to attenuate and level shift the input signal to the 0v to 5v input range of the ltc2377-16. in the inverting amplifier configuration, the single-ended input signal source no longer directly drives a high impedance input of the first amplifier. the input impedance is instead set by resistor r in . r in must be chosen carefully based on the source impedance of the signal source. higher values of r in tend to degrade both the noise and distortion of the lt6350 and ltc2377-16 as a system. figure 4. input signal chain another filter network consisting of lpf2 should be used between the buffer and adc input to both minimize the noise contribution of the buffer and to help minimize distur - bances reflected into the buffer from sampling transients. long rc time constants at the analog inputs will slow down the settling of the analog inputs. therefore, lpf2 requires a wider bandwidth than lpf1. a buffer amplifier with a low noise density must be selected to minimize degradation of the snr.
ltc2377-16 12 237716f r1, r2, r3 and r4 must be selected in relation to r in to achieve the desired attenuation and to maintain a balanced input impedance in the first amplifier. table 1 shows the resulting snr and thd for several values of r in , r1, r2, r3 and r4 in this configuration. figure 6b shows the re- sulting fft when using the lt6350 as shown in figure 6a. table 1. snr, thd vs r in for 10v single-ended input signal. r in () r1 () r2 () r3 () r4 () snr (db) thd (db) 2k 499 499 2k 402 96.4 C101 10k 2.49k 2.49k 10k 2k 96.3 C92 100k 24.9k 24.9k 100k 20k 96.3 C98 fully differential inputs to achieve the full distortion performance of the ltc2377 - 16, a low distortion fully differential signal sour ce driven through the lt6203 configured as two unity gain buffers as shown in figure 7 can be used to get the full data sheet thd specification of C123db. a pplica t ions i n f or m a t ion lt6350 r1 = 499 r2 = 499 r3 = 2k r4 = 402 v cm = v ref /2 v cm 237716 f06a out1 r int r int r in = 2k out2 8 4 5 2 1 + ? + ? ? + 220pf 10f 200pf 0v 5v ?10v 10v 0v 0v 5v digital gain compression the ltc2377-16 offers a digital gain compression (dgc) feature which defines the full-scale input swing to be be- tween 10% and 90% of the v ref analog input range. to enable digital gain compression, bring the ref/ dgc pin low. this feature allows the lt6350 to be powered off of a single +5.5v supply since each input swings between 0.5v and 4.5v as shown in figure 8. needing only one figure 6a. lt6350 converting a 10v single-ended signal to a 5v differential input signal figure 6b. 32k point fft plot with f in = 2khz for circuit shown in figure 6a figure 7. lt6203 buffering a fully differential signal source ?180 amplitude (dbfs) ?60 ?40 ?20 ?80 ?100 ?120 ?140 ?160 0 237716 f06b snr = 96.4db thd = ?100.6db sinad = 95.2db sfdr = 102.8db frequency (khz) 0 100 50 150 250 200 lt6203 237716 f07 0v 5v 0v 5v 3 1 2 + ? 0v 5v 5 7 6 + ? 0v 5v lt6350 v cm = v ref /2 237716 f05a 0v 5v 0v 5v out1 r int r int out2 8 4 5 2 1 + ? + ? ? + 0v 5v frequency (khz) 0 100 50 150 250 200 ?180 amplitude (dbfs) ?60 ?40 ?20 ?80 ?100 ?120 ?140 ?160 0 237716 f05b snr = 96.4db thd = ?108.5db sinad = 96.2db sfdr = 109.2db figure 5a. lt6350 converting a 0v-5v single-ended signal to a 5v differential input signal figure 5b. 32k point fft plot with f in = 2khz for circuit shown in figure 5a
ltc2377-16 13 237716f ?180 amplitude (dbfs) ?60 ?40 ?20 ?80 ?100 ?120 ?140 ?160 0 237716 f09b snr = 95.5db thd = ?97.1db sinad = 93.6db sfdr = 99.5db frequency (khz) 0 50 100 150 250 200 figure 9b. 32k point fft plot with f in = 2khz for circuit shown in figure 9a figure 8. input swing of the ltc2377 with gain compression enabled a pplica t ions i n f or m a t ion positive supply to power the lt6350 results in additional power savings for the entire system. figure 9a shows how to configure the lt6350 to accept a 10v true bipolar input signal and attenuate and level shift the signal to the reduced input range of the ltc2377 - 16 wh en digital gain compression is enabled. figure 9b shows an fft plot with the ltc2377-16 being driven by the lt6350 with digital gain compression enabled. adc reference the ltc2377-16 requires an external reference to define its input range. a low noise, low temperature drift refer - ence is critical to achieving the full data sheet performance of the adc. linear technology offers a portfolio of high performance references designed to meet the needs of many applications. with its small size, low power and high accuracy, the ltc6655-5 is particularly well suited for use with the ltc2377-16. the ltc6655-5 offers 0.025% (max) initial accuracy and 2ppm/c (max) temperature coefficient for high precision applications. the ltc6655-5 is fully specified over the h-grade temperature range and complements the extended temperature operation of the ltc2377-16 up to 125c. we recommend bypassing the ltc6655-5 with a 47f ceramic capacitor (x5r, 0805 size) close to the ref pin. the ref pin of the ltc2377-16 draws charge (q conv ) from the 47f bypass capacitor during each conversion cycle. the reference replenishes this charge with a dc current, i ref = q conv /t cyc . the dc current draw of the ref pin, i ref , depends on the sampling rate and output code. if the ltc2377-16 is used to continuously sample a signal at a constant rate, the ltc6655-5 will keep the deviation of the reference voltage over the entire code span to less than 0.5lsbs. when idling, the ref pin on the ltc2377-16 draws only a small leakage current (< 1a). in applications where a burst of samples is taken after idling for long periods as shown in figure 10, i ref quickly goes from approximately cnv idle period idle period 237716 f10 figure 10. cnv waveform showing burst sampling figure 9a. lt6350 configured to accept a 10v input signal while running off of a single 5.5v supply when digital gain compression is enabled in the ltc2377-16 237716 f08 5v 4.5v 0.5v 0v lt6350 3.01k 4.32k v cm 237716 f09a out1 r int r int r in = 15k out2 v ? 8 4 5 2 1 6 v + 3 + ? ? + 20 3300pf 20 6.04k 1k v cm 1k 0.5v 4.5v 0.5v 4.5v 5v 5.5v 47f 10f 10f ltc2377-16 ref/dgc in + ref v dd 2.5v in ? ltc6655-5 v in v out_s v out_f ?10v 10v 0v 6800pf 6800pf
ltc2377-16 14 237716f figure 11. 32k point fft with f in = 2khz of the ltc2377-16 frequency (khz) 0 50 100 150 250 200 ?180 amplitude (dbfs) ?60 ?40 ?20 ?80 ?100 ?120 ?140 ?160 0 237716 f11 snr = 97.2db thd = ?123db sinad = 97.2db sfdr = 126db a pplica t ions i n f or m a t ion 0a to a maximum of 0.4ma at 500ksps. this step in dc current draw triggers a transient response in the reference that must be considered since any deviation in the refer - ence output voltage will affect the accuracy of the output code. in applications where the transient response of the reference is important, the fast settling ltc6655-5 refer - ence is also recommended. dynamic performance fast fourier transform (fft) techniques are used to test the adcs frequency response, distortion and noise at the rated throughput. by applying a low distortion sine wave and analyzing the digital output using an fft algorithm, the adcs spectral content can be examined for frequen - cies outside the fundamental. the ltc2377-16 provides guaranteed tested limits for both ac distortion and noise measurements. signal-to-noise and distortion ratio (sinad) the signal-to-noise and distortion ratio (sinad) is the ratio between the rms amplitude of the fundamental input frequency and the rms amplitude of all other frequency components at the a/d output. the output is band-limited to frequencies from above dc and below half the sampling frequency. figure 11 shows that the ltc2377-16 achieves a typical sinad of 97db at a 500khz sampling rate with a 2khz input. signal-to-noise ratio (snr) the signal-to-noise ratio (snr) is the ratio between the rms amplitude of the fundamental input frequency and the rms amplitude of all other frequency components except the first five harmonics and dc. figure 11 shows that the ltc2377-16 achieves a typical snr of 97db at a 500khz sampling rate with a 2khz input. total harmonic distortion (thd) total harmonic distortion (thd) is the ratio of the rms sum of all harmonics of the input signal to the fundamental itself. the out-of-band harmonics alias into the frequency band between dc and half the sampling frequency (f smpl /2). thd is expressed as: thd = 20log v2 2 + v3 2 + v4 2 ++ v n 2 v1 where v1 is the rms amplitude of the fundamental fre - quency and v2 through v n are the amplitudes of the second through nth harmonics. power considerations the ltc2377-16 provides two power supply pins: the 2.5v power supply (v dd ), and the digital input/output interface power supply (ov dd ). the flexible ov dd supply allows the ltc2377-16 to communicate with any digital logic operating between 1.8v and 5v, including 2.5v and 3.3v systems. power supply sequencing the ltc2377-16 does not have any specific power supply sequencing requirements. care should be taken to adhere to the maximum voltage relationships described in the absolute maximum ratings section. the ltc2377 - 16 has a power -on-reset (por) circuit that will reset the ltc2377-16 at initial power-up or whenever the power supply voltage drops below 1v. once the supply voltage re-enters the nominal supply voltage range, the por will reinitialize the adc. no conversions should be initiated until 20s after a por event to ensure the reinitialization period has ended. any conversions initiated before this time will produce invalid results.
ltc2377-16 15 237716f timing and control cnv timing the ltc2377-16 conversion is controlled by cnv. a ris - ing edge on cnv will start a conversion and power up the ltc2377-16. once a conversion has been initiated, it cannot be restarted until the conversion is complete. for optimum performance, cnv should be driven by a clean low jitter signal. converter status is indicated by the busy output which remains high while the conversion is in progress. to ensure that no errors occur in the digitized results, any additional transitions on cnv should occur within 40ns from the start of the conversion or after the conversion has been completed. once the conversion has completed, the ltc2377-16 powers down and begins acquiring the input signal. acquisition a proprietary sampling architecture allows the ltc2377-16 to begin acquiring the input signal for the next conver - sion 527ns after the start of the current conversion. this extends the acquisition time to 1.46s, easing settling requirements and allowing the use of extremely low power adc drivers. (refer to the timing diagram.) internal conversion clock the ltc2377-16 has an internal clock that is trimmed to achieve a maximum conversion time of 1.5s. auto power-down the ltc2377-16 automatically powers down after a con - version has been completed and powers up once a new conversion is initiated on the rising edge of cnv. during power down, data from the last conversion can be clocked out. to minimize power dissipation during power down, disable sdo and turn off sck. the auto power-down feature will reduce the power dissipation of the ltc2377-16 as the sampling frequency is reduced. since power is con - sumed only during a conversion, the ltc2377-16 remains powered-down for a larger fraction of the conversion cycle (t cyc ) at lower sample rates, thereby reducing the average power dissipation which scales with the sampling rate as shown in figure 12. a pplica t ions i n f or m a t ion digital interface the ltc2377-16 has a serial digital interface. the flexible ov dd supply allows the ltc2377-16 to communicate with any digital logic operating between 1.8v and 5v, including 2.5v and 3.3v systems. the serial output data is clocked out on the sdo pin when an external clock is applied to the sck pin if sdo is enabled. clocking out the data after the conversion will yield the best performance. with a shift clock frequency of at least 40mhz, a 500ksps throughput is still achieved. the serial output data changes state on the rising edge of sck and can be captured on the falling edge or next rising edge of sck. d15 remains valid till the first rising edge of sck. the serial interface on the ltc2377-16 is simple and straightforward to use. the following sections describe the operation of the ltc2377-16. several modes are provided depending on whether a single or multiple adcs share the spi bus or are daisy-chained. sampling rate (khz) 0 100 200 500 400 300 0 power supply current (ma) 2.5 2.0 1.0 0.5 1.5 3.0 237716 f12 i vdd i ref i ovdd figure 12. power supply current of the ltc2377-16 versus sampling rate
ltc2377-16 16 237716f ti m ing diagra m s normal mode, single device when chain = 0, the ltc2377-16 operates in normal mode. in normal mode, rdl/sdi enables or disables the serial data output pin sdo. if rdl/sdi is high, sdo is in high impedance. if rdl/sdi is low, sdo is driven. figure 13 shows a single ltc2377-16 operated in normal mode with chain and rdl/sdi tied to ground. with rdl/ sdi grounded, sdo is enabled and the msb(d15) of the new conversion data is available at the falling edge of busy. this is the simplest way to operate the ltc2377-16. cnv ltc2377-16 busy convert irq data in digital host clk sdo sck 237716 f13a rdl/sdi chain 237716 f13 convert convert t acq t acq = t cyc ? t hold power-down power-down cnv chain = 0 busy sck sdo rdl/sdi = 0 t busylh t dsdobusyl t sck t hsdo t sckh t quiet t sckl t dsdo t conv t cnvh t hold acquire t cyc t cnvl d15 d14 d13 d1 d0 1 2 3 14 15 16 acquire figure 13. using a single ltc2377-16 in normal mode
ltc2377-16 17 237716f t i m ing d iagra m s normal mode, multiple devices figure 14 shows multiple ltc2377-16 devices operating in normal mode (chain = 0) sharing cnv, sck and sdo. by sharing cnv, sck and sdo, the number of required signals to operate multiple adcs in parallel is reduced. since sdo is shared, the rdl/sdi input of each adc must be used to allow only one ltc2377-16 to drive sdo at a time in order to avoid bus conflicts. as shown in figure 14, the rdl/sdi inputs idle high and are individually brought low to read data out of each device between conversions. when rdl/sdi is brought low, the msb of the selected device is output onto sdo. 237716 f14a rdl b rdl a convert irq data in digital host clk cnv ltc2377-16 sdo a sck rdl/sdi cnv ltc2377-16 sdo b sck rdl/sdi chain busy chain 237716 f14 d15 a sdo sck cnv busy chain = 0 rdl/sdi b rdl/sdi a d15 b d14 b d1 b d0 b d13 b d14 a d13 a d1 a d0 a hi-z hi-z hi-z t en t hsdo t dsdo t dis t sckl t sckh t cnvl 1 2 3 14 15 16 17 18 19 30 31 32 t sck convert convert t quiet t conv t hold t busylh power-down acquire acquire power-down figure 14. normal mode with multiple devices sharing cnv, sck and sdo
ltc2377-16 18 237716f t i m ing d iagra m s ov dd 237716 f16a convert irq data in digital host clk cnv ltc2377-16 busy sdo b sck rdl/sdi cnv ltc2377-16 sdo a sck rdl/sdi chain ov dd chain chain mode, multiple devices when chain = ov dd , the ltc2377-16 operates in chain mode. in chain mode, sdo is always enabled and rdl/sdi serves as the serial data input pin (sdi) where daisy-chain data output from another adc can be input. this is useful for applications where hardware constraints may limit the number of lines needed to interface to a large number of converters. figure 15 shows an example with two daisy-chained devices. the msb of converter a will appear at sdo of converter b after 16 sck cycles. the msb of converter a is clocked in at the sdi/rdl pin of converter b on the rising edge of the first sck. 237716 f15 d0 a d1 a d14 a d15 a d13 b d14 b d15 b sdo b sdo a = rdl/sdi b rdl/sdi a = 0 d0 b d1 b d13 a d14 a d15 a d0 a d1 a 1 2 3 14 15 16 17 18 30 31 32 t dsdobusyl t ssdisck t hsdisck t busylh t conv t hold t hsdo t dsdo t sckl t sckh t sckch t cnvl t cyc convert convert sck cnv busy chain = ov dd t quiet power-down power-down acquire acquire figure 15. chain mode timing diagram
ltc2377-16 19 237716f b oar d l ayou t to obtain the best performance from the ltc2377-16 a printed circuit board is recommended. layout for the printed circuit board (pcb) should ensure the digital and analog signal lines are separated as much as possible. in particular, care should be taken not to run any digital clocks or signals alongside analog signals or underneath the adc. recommended layout the following is an example of a recommended pcb layout. a single solid ground plane is used. bypass capacitors to the supplies are placed as close as possible to the supply pins. low impedance common returns for these bypass capacitors are essential to the low noise operation of the adc. the analog input traces are screened by ground. for more details and information refer to dc1783a, the evaluation kit for the ltc2377-16. partial top silkscreen
ltc2377-16 20 237716f boar d layou t partial layer 1 component side partial layer 2 ground plane
ltc2377-16 21 237716f boar d layou t partial layer 3 pwr plane partial layer 4 bottom layer
ltc2377-16 22 237716f u6 nc7sz66p5x c13 0.1f 4 1 2 9 cnv sck c20 47f 6.3v 0805 c56 0.1f cnv ref gnd gnd gnd gnd ref/dgc v dd v ref 0.8v ref ov dd sck sdo busy rdl/sdi sdo busy rd ltc2377-16 in ? in + 5 4 13 14 11 12 b a 5 3 gnd v cc oe +3.3v r5 49.9 1206 r6 1k u8 nc7sz04p5x u2 nc7svu04p5x u20 ltc6655ahms8-5 u3 nl17sz74 u4 nc7svu04p5x cnvst_33 from cpld clk to cpld c5 0.1f c1 0.1f c11 0.1f shdn gnd gnd out_f gnd gnd 9v to 10v 1 2 3 4 8 7 6 5 +3.3v +3.3v +3.3v 3 42 5 3 42 5 c2 0.1f r3 33 r2 1k r1 33 +3.3v +3.3v 3 1 4 6 2 8 7 5 r8 33 c3 0.1f r4 33 c4 0.1f v in out_s gnd v cc clr\ q\ cp q d pr\ 3 4 2 5 +3.3v dc590 detect to cpld +3.3v c58 opt u9 nc7sz04p5x c15 0.1f c16 0.1f 3 4 2 5 +3.3v r13 1k r17 2k r10 4.99k u7 24lc025-i/st r11 4.99k r12 4.99k c14 0.1f 6 8 4 237716 bl 5 7 3 2 1 scl sda array eeprom wp a2 a1 a0 v ss v cc 1 3 5 7 9 11 13 2 4 6 8 10 12 14 j3 dc590 sdo sck cnv 9v to 10v r7 1k 10 16 6 3 1 15 7 2 8 jp6 fs 1 2 3 hd1x3-100 opt c7 0.1f c6 10f 6.3v +2.5v c10 0.1f c39 6800pf npo c19 3300pf 1206 npo r38 opt r36 20 r35 opt r45 ? r34 0 c40 6800pf npo c9 10f 6.3v r16 0 r32 20 out1 v + v ? v+ shdn out2 5 4 ?in1 +in18 73 +in22 6 r19 0 + ? r18 1k r31 opt u15 lt6350cms8 r32 0 c42 15pf c45 10f c55 1f v + v ? c57 0.1f r37 opt r9 opt c61 10f 6.3v c63 10f 6.3v c62 1f c43 0.1f r15 opt c18 opt c17 10f jp2 cm e7 ext_cm 1 +2.5v 2 3 v ref/2 ext hd1x3-100 c8 1f c46 1f r40 1k r39 0 1 2 3 coupling ac dc jp1 hd1x3-100 c44 1f c49 opt c48 10f 6.3v c47 opt r41 opt c59 1f c60 0.1f 1 2 3 jp5 hd1x3-100 coupling ac dc db16 db17 39 37 35 33 31 29 27 25 23 21 19 17 15 13 11 9 7 5 3 1 db0 db1 db2 db3 db4 db5 db6 db7 db8 db9 db10 db11 db12 db13 db14 db15 clkout 1 40 38 36 34 32 30 28 26 24 22 20 18 16 14 12 10 8 6 4 2 j2 con-edge 40-100 clk in j1 j4 j8 r14 0 a in + a in ? ? + boar d layou t partial schematic of demo board
ltc2377-16 23 237716f information furnished by linear technology corporation is believed to be accurate and reliable. however, no responsibility is assumed for its use. linear technology corporation makes no representa - tion that the interconnection of its circuits as described herein will not infringe on existing patent rights. p ackage descrip t ion 3.00 0.10 (2 sides) 4.00 0.10 (2 sides) note: 1. drawing proposed to be made variation of version (wged-3) in jedec package outline mo-229 2. drawing not to scale 3. all dimensions are in millimeters 4. dimensions of exposed pad on bottom of package do not include mold flash. mold flash, if present, shall not exceed 0.15mm on any side 5. exposed pad shall be solder plated 6. shaded area is only a reference for pin 1 location on the top and bottom of package 0.40 0.10 bottom view?exposed pad 1.70 0.10 0.75 0.05 r = 0.115 typ r = 0.05 typ 3.15 ref 1.70 0.05 1 8 16 9 pin 1 top mark (see note 6) 0.200 ref 0.00 ? 0.05 (de16) dfn 0806 rev ? pin 1 notch r = 0.20 or 0.35 45 chamfer 3.15 ref recommended solder pad pitch and dimensions apply solder mask to areas that are not soldered 2.20 0.05 0.70 0.05 3.60 0.05 package outline 0.25 0.05 3.30 0.05 3.30 0.10 0.45 bsc 0.23 0.05 0.45 bsc de package 16-lead plastic dfn (4mm 3mm) (reference ltc dwg # 05-08-1732 rev ?) ms package 16-lead plastic msop (reference ltc dwg # 05-08-1669 rev ?) 5.23 (.206) min 3.20 ? 3.45 (.126 ? .136) 0.889 0.127 (.035 .005) recommended solder pad layout 0.305 0.038 (.0120 .0015) typ 0.50 (.0197) bsc note: 1. dimensions in millimeter/(inch) 2. drawing not to scale 3. dimension does not include mold flash, protrusions or gate burrs. mold flash, protrusions or gate burrs shall not exceed 0.152mm (.006") per side 4. dimension does not include interlead flash or protrusions. interlead flash or protrusions shall not exceed 0.152mm (.006") per side 5. lead coplanarity (bottom of leads after forming) shall be 0.102mm (.004") max msop (ms16) 1107 rev ? 0.53 0.152 (.021 .006) seating plane 0.18 (.007) 1.10 (.043) max 0.17 ?0.27 (.007 ? .011) typ 0.86 (.034) ref 0.50 (.0197) bsc 16151413121110 1 2 3 4 5 6 7 8 9 0.254 (.010) 0 ? 6 typ detail ?a? detail ?a? gauge plane 4.039 0.102 (.159 .004) (note 3) 0.1016 0.0508 (.004 .002) 3.00 0.102 (.118 .004) (note 4) 0.280 0.076 (.011 .003) ref 4.90 0.152 (.193 .006)
ltc2377-16 24 237716f linear technology corporation 1630 mccarthy blvd., milpitas, ca 95035-7417 (408) 432-1900 fax : (408) 434-0507 www.linear.com linear technology corporation 2011 lt 0811 ? printed in usa lt6350 3.01k 4.32k v cm 237716 ta03 out1 r int r int r in = 15k out2 v ? 8 4 5 2 1 6 v + 3 + ? ? + 20 3300pf 20 6.04k 1k v cm 1k 0.5v 4.5v 0.5v 4.5v 5v 5.5v 47f 10f 10f ltc2377-16 ref/dgc in + ref v dd 2.5v in ? ?10v 10v 0v 6800pf 6800pf 5.5v ltc6655-5 v in v out_s v out_f r ela t e d p ar t s typical a pplica t ion lt6350 configured to accept a 10v input signal while running off of a single 5.5v supply when digital gain compression is enabled in the ltc2377-16 part number description comments adcs ltc2379-18 18-bit, 1.6msps, serial, low power adc 2.5v supply, differential input, 101.2db snr, 5v input range, dgc, msop-16 and 4mm w 3mm dfn-16 packages ltc2380-16 16-bit, 2msps serial, low power adc 2.5v supply, differential input, 96.2db snr, 5v input range, dgc, msop-16 and 4mm w 3mm dfn-16 packages ltc2383-16/ltc2382-16/ ltc2381-16 16-bit, 1msps/500ksps/250ksps serial, low power adc 2.5v supply, differential input, 92db snr, 2.5v input range, pin compatible family in msop-16 and 4mm w 3mm dfn-16 packages ltc2393-16/ltc2392-16/ ltc2391-16 16-bit, 1msps/500ksps/250ksps parallel/serial adc 5v supply, differential input, 94db snr, 4.096v input range, pin compatible family in 7mm w 7mm lqfp-48 and qfn-48 packages ltc2362 12-bit, 500ksps serial adc 2.35v to 3.6v, 3.3mw, 6- and 8-lead tsot-23 packages ltc2302/ltc2306 12-bit, 500ksps, 1-/2-channel, low noise, adc 5v supply, 14mw at 500ksps, dfn-10 package ltc2355-14/ltc2356-14 14-bit, 3.5msps serial adc 3.3v supply, 1-channel, unipolar/bipolar, 18mw, msop-10 package dacs ltc2757 18-bit, single parallel i out softspan? dac 1lsb inl/dnl, software-selectable ranges, 7mm w 7mm lqfp- 48 package ltc2641 16-bit/14-bit/12-bit single serial v out dacs 1lsb inl/dnl, msop-8 package, 0v to 5v output ltc2630 12-bit/10-bit/8-bit single v out dacs sc70 6-pin package, internal reference, 1lsb inl (12 bits) references ltc6655 precision low drift low noise buffered reference 5v/2.5v, 5ppm/c, 0.25ppm peak-to-peak noise, msop-8 package ltc6652 precision low drift low noise buffered reference 5v/2.5v, 5ppm/c, 2.1ppm peak-to-peak noise, msop-8 package amplifiers lt6350 low noise single-ended-to-differential adc driver rail-to-rail input and outputs, 240ns, 0.01% settling time lt6200/lt6200-5/ lt6200-10 165mhz/800mhz/1.6ghz op amp with unity gain/av = 5/av = 10 low noise voltage: 0.95nv/ hz (100khz), low distortion: C80db at 1mhz, tsot23-6 package lt6202/lt6203 single/dual 100mhz rail-to-rail input/output noise low power amplifiers 1.9nvhz, 3ma maximum, 100mhz gain bandwidth ltc1992 low power, fully differential input/output amplifier/ driver family 1ma supply current

▲Up To Search▲

Price & Availability of LTC2377-16-15

	To Download LTC2377-16-15 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .